Abstract-
I. INTRODUCTION
E LECTRICAL level simulation of digital circuits is essentially based on the compact models of MOSFETs [1] , [2] . Models of circuit elements should be sufficiently simple to be incorporated in circuit simulators. These models are needed to numerically compute the device characteristics accurate and fast enough to simulate electrical circuits [3] . A condition of fast simulation implies an analytic form of the compact models. Radiation hardness and operation in harsh environments impose the additional requirements for accuracy of MOSFET compact models. As noted in [4] : "understanding and analyzing the impact of ionizing radiation and aging effects in modern MOS technologies require the incorporation of radiation and stress-induced defects into advanced compact model formulations of device operation." In particular, it would be desirable that the model would provide an opportunity to accurately describe the MOSFET currentvoltage (I -V ) characteristics at different doses of ionizing irradiation over a wide temperature range.
Irradiation impacts mainly through the buildup of the oxide traps and rechargeable interface traps, which influence on the threshold voltage V T , the subthreshold slope SS, the lowfield mobility μ 0 , and so on. It should be noted that the charge trapping and interface trap buildup in the gate oxide are negligible at moderate doses (<1 Mrad) in the highly scaled CMOS circuits due to a very low thickness of the gate oxides. Nevertheless, the problem of radiation-induced drain current degradation in the above-threshold and the subthreshold operation modes remains valid even for the short-channel MOSFETs with the technology nodes 65 and 130 nm, in particular, in the application-specific integrated circuits irradiated up to a total dose level ∼1 Grad [5] . Many industrial and space applications of the CMOS circuits imply a combined impact of irradiation and permanent temperature cycling. This makes necessary to study the radiation behavior of MOSFETs as a function of operation temperature. A consistent modeling and simulation of the entire I -V curve over the typical current range 10 −9 -10 −3 A for a wide temperature range and different irradiation conditions represents a challenging task. This is particularly relevant for the calculation of radiation-induced leakage through the parasitic edge transistors [4] , [6] and for the simulation of microdose-induced drain leakage effects in the power trench MOSFETs [7] . The objective of this paper is to demonstrate the ability of the proposed model to accurately simulate the MOSFET I -V characteristics at different temperatures and the dose-dependent drain currents.
The rest of this paper is organized as follows. Section II focuses on a concise description of the physics-based MOSFET model and its features. The model validation and radiation-oriented applications are presented in Sections III and IV.
II. MOSFET'S I -V MODEL FORMULATION

A. Historical Background and the Distinctive Features of the Proposed Model
Early compact MOSFET models were relied on the explicit dependencies of the drain current I D as functions of gate voltage V G and drain voltage V D with the phenomenological threshold voltage V T as a parameter [8] . Such approach omits relevant physics, and it is not able to describe the effect of interface traps density in the subthreshold region of I -V characteristics. Most of the MOSFET models have a piecewise structure, where the separate equations are utilized to simulate the different operation regions. This is linked with a fine question of diffusion and drift currents in the subthreshold and above-threshold regions of I -V characteristics. A piecewise approximation complicates the description of I -V 
The approximate analytical procedure for calculation ϕ S (V G ) has been developed within a framework of the PSP model [3] , [11] - [12] . For example, Sanchez Esqueda et al. [4] proposed to calculate ϕ S (V G ) based on the PSP model taking into account the impact of radiation-induced defects.
As an alternative, we have formulated in this paper a version of the diffusion-drift MOSFET model, where the drain current is modeled as an explicit function of n S which in turn is calculated as a BSIM-like interpolated function of V G . This makes it possible to calculate the dose response of transistors over the entire range of the drain currents, operation temperatures, and doses, based on a single compact formula with a restricted set of physical parameters.
B. Model Description
We use in this paper the diffusion-drift MOSFET model, initially proposed in [13] and [14] . This model belongs to the class of potential-surface-based models and relies on the explicit solution of the channel current continuity equation, and it has been consistently implemented for different types of the field-effect devices, including SOI and double-gate transistors [15] , graphene FETs [16] , [17] , and molybdenite MoS 2 monolayer transistor [18] . This model can describe the entire I -V curves via a single analytic expression both in the subthreshold and above-threshold regions, as well as in the linear and saturation modes.
An original explicit form of drain current I D for an ideally well-designed (i.e., without any geometrical short-channel effects) MOSFET has been written as follows:
where I DSAT is a saturation current and V D is the drain-source bias. The drain saturation voltage V DSAT is an explicit function of the mobile charge density
where q is the electron charge, n S0 is the channel carrier density near the source, ϕ T = k B T /q is the thermal potential, C ox , C D , and C it are the oxide, the depletion layer, and the interface trap capacitance per unit area, correspondingly. The MOSFET electrostatic saturation current I DSAT is represented as a sum of the diffusion and the drift components [7] , [19] 
where W and L are the channel's width and length, respectively, q is the electron charge, μ 0 and D 0 are the channel carrier mobility and diffusivity, respectively, coupled by the Einstein relation D 0 = μ 0 ϕ T . The first term in (3), corresponding to a linear dependence of the drain current on n S0 , is a diffusion current, dominating in the subthreshold region at low n S0 . The second term in (3) corresponds to the saturated drift current in the above-threshold mode in a well-known squarelaw approximation [20] . An accurate simulation of the channel charge density over six to seven orders of its magnitude is a difficult task even for a simple planar geometry of the bulk MOSFETs. Therefore, it is more convenient to model n S0 (V G ) by a phenomenological interpolation, which is similar to that used in the CMOS design compact model BSIM [7] , [9] qn S0 = 2C ox mϕ T ln 1 + exp
where m = 1 + (C it + C D )/C ox is the ideality factor, which is closely related to the logarithmic subthreshold slope SS = mϕ T ln 10 [20] . This interpolation is validated by its asymptotes in the above-threshold
The threshold voltage V T and the ideality factor m in (4) are the radiation-sensitive parameters.
C. Short-Channel Effects
The carrier speed saturation is an inherent short-channel effect [21] . Given that (1) should be modified as follows [17] :
Here, a generalized saturation voltageṼ DSAT is defined as
where v max is a maximum carrier speed (∼10 7 cm/s in silicon), which is saturated due to the optical phonon emission. For the long-channel devices, when the argument of the hyperbolic tangent is much less than unity, we havẽ
Otherwise, i.e., for the short-channel MOSFETs and/or for the large gate voltages, we have an approximationṼ DSAT ∼ = 2v max L/μ 0 , and, accordingly
In practice, the saturation current of the silicon MOSFET increases approximately as
D. Impact of Interface Traps at Different Temperatures
The channel carrier density is affected by the oxide-trapped charge and interface traps via the threshold voltage and subthreshold swing (SS), which is bound with the interface Table I. trap capacitance C it = q 2 D it . We have chosen V T and SS as independent variables for the description of I -V curves. The carrier mobility at room and elevated temperatures T is mainly determined by the phonon scattering, and it can be simulated as to be proportional to T −3/2 [22] . The channel carrier mobility generally is also the vertical electric fielddependent function due to surface roughness scattering. For simplicity, the dependence on the gate voltage can be modeled by an empirical relation
where T 0 is a reference temperature (assumed to be equal 300 K), θ is a constant, which is assumed here to be doseindependent. The threshold voltage of n-MOSFETs generally decreases with temperature due to the Fermi level temperature change in the Si bandgap [21] 
where α VT is the threshold voltage temperature coefficient.
III. I -V MODEL VALIDATION Fig. 1(a) and (b) shows the experimental and simulated drain currents of the unirradiated long-channel n-MOSFETs measured as functions of the gate voltage at different temperatures [23] . A set of experimental I -V characteristics at [23] . Comparison between the preirradiation and postirradiation model parameters is shown in Table I. different measurement temperatures exhibits a pretty typical common point of intersection for not very wide temperature range. The origin of this point has no fundamental reasons and can be explained by the temperature-dependent shift of threshold voltage and decreasing in mobility [24] , [25] . The model constants V T , C it , μ 0 , θ , and, in fact, C D , are fitted to describe the I -V characteristics before and after irradiation at a fixed temperature. The parameter α VT is used to describe I -V curves at different temperatures. Fig. 1 shows the comparison of simulation and experimental I -V curves at different temperatures both in the abovethreshold and the subthreshold regions. In fact, measurements in Fig. 1 were performed for the n-MOSFET, which is a part of CMOS inverter, at a fixed V OUT = V DS = 50 mV and
Fig . 2 shows the set of I -V curves of the same MOSFETs at different temperatures, after multiple irradiations and annealing cycles. Irradiations were performed with the all grounded terminals at the X-ray source with a total dose of order 2 Mrad (Si). Multiple irradiations followed by annealing at elevated temperature (∼120°C) result in a slight shift of the threshold voltage toward the positive direction, which corresponds to sufficiently annealed oxide-trapped charge and buildup of a significant amount of the acceptor-like interface traps (so-called the "rebound" effect [26] ).
The fitted parameters V T , D it , α VT , and μ 0 have changed with irradiation (see Table I ). Table II .
The carrier mobility μ 0 is slightly decreased after irradiation and thermal stresses that correspond to additional carrier scattering on the charged interface defects. The threshold voltage temperature coefficient α VT increases with irradiation due to an increase in interface trap density of states. Essentially, that several parameters extracted from the subthreshold and the above-threshold parts of the I -V curves are sufficient to accurately simulate an intermediate region of I -V characteristics at different temperatures even for irradiated devices.
The above-reported model allows us to describe I -V characteristics of contemporary short-channel MOSFETs. For instance, Fig. 3 shows a comparison of experimental (adapted from [5] ) and simulated I -V curves of 60-nm MOSFETs before and after irradiation with a dose ∼1 Grad.
Importantly, in contrast to a previous case, the I -V characteristics in Fig. 3 were measured in the velocity saturated mode, i.e., when (7) turns out t o be more essential. Table III . D it was estimated at t ox = 20 nm.
Figs. 4 and 5 show the model validation for another MOSFET type.
The n-channel power HEXFETs 2N7002 (up to 400mA) were irradiated at V G = 1.7 V by X-rays with a dose rate ∼10 rad/s up to a total dose ∼10 krad at a room temperature (25°C). After the irradiation, the transistors were annealed for 2 h at 85°C to eliminate the effects of postirradiation instability.
Although the examined transistors have been produced by a specific DMOS technology, a comparison of simulated and measured I -V curves demonstrates a good agreement at different temperatures before and after irradiation.
IV. STATIC OFF-STATE LEAKAGE CURRENT MODELING
A. Off-State Drain Current of n-MOSFET
Both the
, controlling the static leakage, and the ON-state 
responsible for the circuit speed, are determined at the maximum supply voltage V DD at the drain, corresponding to a saturation mode I DSAT .
Let us consider more the OFF-state current simulation features. The channel concentration at n
can be immediately derived from (4) as follows:
The OFF-state channel concentration n
S0 is controlled by the dose dependence of the threshold voltage
where the dose-dependent ideality factor is defined as
These equations illustrate the fact that the subthreshold radiation-induced leakage current is extremely sensitive to instabilities in threshold voltage and interface trap density. The OFF-state leakage current both for the long-channel and short-channel MOSFETs can be calculated as the saturation drain current in (5) . If the saturation voltage V DSAT at V G = 0 is small, the OFF-state leakage remains unaffected by the carrier velocity saturation effects, and it can be evaluated via (3) with n S0 = n (0) S0 . Until the threshold voltage remains positive V T > 0 (e.g., at low doses or, at the rebound effect condition), the diffusion term in (3) dominates
Notice that the leakage current increases with temperature due to the Arrhenius form of the temperature dependence in this case. The leakage current is very sensitive to dose in this regime.
The case V T (D) < 0 is also possible, e.g., at high doses with a few interface traps. Then, we have the dominance of drift current and above-threshold MOSFET operation mode
where the negative threshold voltage plays a role of the effective gate voltage overdrive. The OFF-state mobile charge density only slightly increases with temperature in this case and, therefore, the leakage current decreases with temperature due to the temperature dependence of carrier mobility. It is important that the ON-state current I ON can be simulated on an equal footing with I OFF , using the same relation (3) with n S0 = n S0 (V G = V DD ). The carrier speed saturation effect for short-channel transistors is, of course, relevant in this case. Notice that the current I ON in the n-MOSFETs degrades (i.e., decreases) under irradiation on condition of the rebound effect.
B. Rebound Effect and on-State n-MOSFET Current Compact Modeling
The rebound of threshold voltage shift to the positive values at long-term irradiation is a nontrivial property of the n-MOSFET radiation response, which is caused by excess negative interface trap charge [27] . It was commonly believed that due to thin gate oxides, the rebound would become less and less a problem for most modern MOS microelectronics technologies [28] . Nevertheless, the rebound remains relevant at extremely high total doses even for highly scaled circuits [29] . This makes relevant the compact modeling of the rebound effects. The threshold voltage shift can be represented as a sum of shifts due to oxide trap and interface trap buildups [30] 
The oxide trap voltage shift can be calculated as follows [31] , [32] :
where P is a dose rate, F ot is the deep oxide trap buildup efficiency,
is the oxide electric field-dependent electron-hole charge yield, t ox is the oxide thickness, K g ∼ = 8 × 10 12 cm −3 rad(SiO 2 ) −1 is the electronhole pair generation rate constant in SiO 2 , is the effective width of the oxygen vacancy precursors for the oxide hole traps, λ is the minimum tunnel length (≤0.1 nm). The reference minimum time t min is correlated with F ot and [32] and also depends on temperature [33] . We assume that the interface trap buildup efficiency F it is linearly correlated with the oxide trap efficiency F it = β F ot , where β is assumed to be a dimensionless factor 0 < β < 1. This assumption is reasonable for a long-term irradiation when the retardation of the interface trap buildup can be neglected. Thus, the interface trap voltage shift can be approximated as follows [34] :
Then, the dose dependence of the threshold voltage shift may be written in a concise form
The rebound dose D R , defined as V T (D R ) = 0, is derived from (18) as follows:
where t max = t min exp ( /λ) is the maximum tunneling time.
The threshold voltage shift is negative at doses lesser than D R due to the dominance of the oxide-trapped charge and positive at D > D R due to the interface trap prevalence. The rebound dose can be reduced greatly at elevated irradiation temperature [26] , [29] , likely due to temperature dependence of t min . 6 shows the dose dependencies for the voltage shift and normalized current shifts, simulated for the same 60-nm node MOSFETs as in Fig. 3 . The rebound model parameters are fitted to match the extracted V T approximately as in Fig. 3 . As it can be seen in Fig. 6 , the simulation results are in good agreement with the experimental data, presented in [5] and [29] . The detailed results of the same calculations are plotted in Fig. 7 . Fig. 7 clearly exemplifies the n-MOSFET drain current as a function of dose and gate voltage. Knowing the dose behavior of the model parameters, the drain current can be described in a continuous manner over the entire range of radiation and device characteristics. Unfortunately, the radiation and device parameters cannot be uniquely fitted, especially on a restricted set of experimental data. A unique and accurate extraction of the model parameters requires more extended electrical and radiation examination.
V. CONCLUSION
We have presented a concise description of the compact MOSFET physics-based model, which allows us to simulate the MOSFET I -V characteristics for both the long-channel and short-channel MOSFETs over a range of measurement temperatures. It has been shown that the model is suitable for the accurate simulation of the MOSFET's I -V characteristics over a wide operation temperature range in harsh environments such as ionizing irradiation with extremely high doses. The model has a closed analytical form with a restricted number of physical parameters, compatible with a standard set of BSIM and SPICE parameters, allowing easy embedding into standard CAD tools via implementation in Verilog-A.
